No title
This thesis presents the design and schematic-level simulation of a highly linear mixer-first receiver front-end implemented in CMOS, targeting improved robustness against strong input signals. The proposed architecture employs a current-mode passive mixer directly loaded by a low-impedance transimpedance amplifier (TIA) in order to minimize the voltage swing at the mixer output and thereby enhanc
